## **Birla Institute of Technology & Science, Pilani**

Work Integrated Learning Programmes Division M.S. Software Engineering at Wipro Technologies (WASE) 1<sup>st</sup> Semester 2015 - 2016

Comprehensive Exam (Regular)\_ANSWER KEY

Course Number	:	SEWP ZC413	
Course Title	:	Computer Organization & Architecture	No. of Pages : 3
Type of Exam	:	open book	No. of Questions : 7
Weightage	:	60%	
Duration	:	3 hrs	
Date of Exam	:	24 <sup>th</sup> Jan,2016	Session : FN

- A computer system has a main memory consisting of 1M 16-bit words. It also has a 4k-word cache organized in the block-set-associative manner, with 4 blocks per set and 64 words per block
- a. Calculate the number of bits in each of the TAG, SET, and WORD fields of the main memory address format (1+1+1)
- Assume that the cache is initially empty, suppose that the processor fetches 4352 words from location 0,1,2,......,4351, in that order. It then repeats this fetch sequence nine more times. If the cache is 10 times faster than the main memory estimate the improvement factor resulting from the use of cache. Assume that the LRU algorithm is used for block replacement. (6) Sol:

(a) TAG field is 10 bits. SET field is 4 bits. WORD field is 6 bits.

(b) Words 0, 1, 2, \_\_\_\_, 4351 occupy blocks 0 to 67 in the main memory (MM). After blocks 0, 1, 2, \_\_\_\_, 63 have been read from MM into the cache on the first pass, the cache is full. Because of the fact that the replacement algorithm is LRU, MM blocks that occupy the first four sets of the 16 cache sets are always overwritten before they can be used on a successive pass. In particular, MM blocks 0, 16, 32, 48, and 64 continually displace each other in competing for the 4 block positions in cache set 0. The same thing occurs in cache set 1 (MM blocks, 1, 17, 33, 49, 65), cache set 2 (MM blocks 2, 18, 34, 50, 66) and cache set 3 (MM blocks 3, 19, 35, 51, 67). MM blocks that occupy the last 12 sets (sets 4 through 15) are fetched once on the first pass and remain in the cache for the next 9 passes. On the first pass, all 68 blocks of the loop must be fetched from the MM. On each of the 9 successive passes, blocks in the last 12 sets of the cache (4 X 12 = 48) are found in the cache, and the remaining 20 (68 - 48) blocks must be fetched from the MM.

Improvement factor = Time without cache /Time with cache =10 x68 x10t / 1 x 68 x11t + 9(20 X 11 t + 48 X 1t ) = 2:15

- A processor has 24 distinct instructions with 12 instructions having 8 microinstructions and 12 having 16 microinstructions
  (2+2)
  - a. How many addresses are used in control store memory?
  - b. If four instructions branch to another set of microinstructions, each having four instructions, then how many addresses are now used in control store memory? Assume that each microinstruction also stores a branch address and thus neglect branching microinstructions
  - Sol a. number of addresses = 12 x 8 +12 x 16= 288 b. Number of addresses= 12 X 8 + 12 X 16+ 4X4= 304
- 3. A disk unit has 24 recording surfaces. It has a total of 14,000 cylinders. There is an average of 400 sectors per track. Each sector contains 512 bytes of data. (2+2+3)

a. What is the maximum number of bytes that can be stored in this unit?

Sol: The maximum number of bytes that can be stored on this disk is  $24 \times 14000 \times 400 \times 512 = 68.8 \times 10^9$  bytes.

b. What is the data transfer rate in bytes per second at a rotational speed of 7200rpm Sol: The data transfer rate is  $(400 \times 512 \times 7200)/60 = 24:58 \times 10^6$  bytes/s.

c. Using a 32 bit word, suggest a suitable scheme for specifying the disk address, assuming that there are 512 bytes per sector.

Sol: Need 9 bits to identify a sector, 14 bits for a track, and 5 bits for a surface. Thus, a possible scheme is to use address bits A8-0 for sector, A22-9 for track, and A27-23 for surface identification. Bits A31-28 are not used.

a. In the arrangement in figure below, a device becomes the bus master only when it receives a low to high transition on its bus grant input. Assume that device 1 requests the bus and receives a grant. While it is still using the bus, device 3 asserts its BR output. Draw a timing diagram showing how device 3 becomes the bus master after device 1 releases the bus. (6)





b.Write a program to evaluate the arithmetic statement using Zero address Instruction

(5)

$$P = \frac{(X - Y + Z) * (M * n - o)}{Q + R * S}$$

PUSH X		$TOS \leftarrow X$
PUSH Y		TOS ← Y
SUB		TOS ← X-Y
PUSH	Ζ	$TOS \leftarrow Z$
ADD		$TOS \leftarrow (X-Y+Z)$
PUSH	М	TOS ← M
PUSH	Ν	TOS ← N
MUL		TOS ← M*N
PUSH	0	TOS ← O
SUB		TOS ← (M*N-O)
		$TOS \leftarrow (X-Y+Z) x$
MUL		(M*N-O)
PUSH	R	$TOS \leftarrow R$
PUSH	S	$TOS \leftarrow S$
MUL		$TOS \leftarrow R^*S$
PUSH	Q	$TOS \leftarrow Q$
ADD		TOS ← Q-R*S
DIV	0	
POP	Р	$M[P] \leftarrow TOS$

Suppose we have a 6 stage pipelining. When we run a program of 100 lines of instructions, suppose there have been 20 instructions which have 1 stall cycle. What would be the CPI in this execution? Be sure to count the exact number of clock cycles used
 (4)

Sol. Execution time = 100 + (6 - 1) + 20 = 125cycles; CPI = 125/100 = 1.25

6. Design the data path of a processor so that it can complete the execution of return from subroutine instruction within five cycles. (10)

step	Single bus system(only c- bus)	For two bus system(c-bus and B-bus)
1	Copy PC to MAR	Copy PC to MAR through B-Bus, Copy SP to Y of
2	Output MAR to get opcode byte in MBR	Output MAR to external Mamory bus and get opcode byte in MBR. Increment ALU by one and store result in Z
3	Copy MBR to IR and instruction decode	Copy MBR to IR through B-bus and instruction decode, Copy Z back to SP and MAR through C-bus
4	Copy SP to ALU and increment it by one	Output MAR to external Memory bus to get return address in MBR
5	Copy Z back to SP and MAR	Copy MBR to PC using B-bus
6	Output MAR to get return address in MBR	
7	Copy MBR to PC	

7. Suppose we have a floating-point unit that requires 400 ps for a floating-point add and 600 ps for a floating-point multiply, not including the time to get the instruction or read and write any registers, which take the same as for an integer. Assume that the operation times for the major functional units in this implementation are the following:

Memory units: 200 ps; ALU and adders: 100ps; Register file (read or write): 50ps

All loads take the same time and comprise 30% of the instructions. All stores take the same time and comprise 15% of the instructions. R-format instructions comprise 25% of the mix. Branches comprise 10% of the instructions, while jumps comprise 5%. FP add and subtract take the same time and together total 5% of the instructions. FP multiply and divide take the same time and together total 10% of the instructions.

Other hardware components have no delays

Sol

Which of the following implementation will be faster and by how much?

An implementation in which every instruction operates in 1 clock cycle of a fixed length or an implementation in which every instruction executes in 1 clock cycle using a varying length clock, which for each instruction is only as long as it needs to be. (10)

			-			
	e - 91	CX CP.	T T	ł.	ICX-	T.
V execution the		-) (PU	erection	, five =		1.
· · (P]	21	- ches	luk =	200 =	1.60	
find creb Clock	= 900	101-	0	my SC.		
F La F	uchan	al mits	Wide	0		
3 nothicom				Regain	he orace	1 0 0
	FJR	Vacer 1	hee	Lucind	my acco	Regne
Ragintu	1	10 -	- do -	1 meren	0	
Lord 127	10	1	- do -	- de	2-	
store. 198	-	a	. do			
	F	- 10 -				
provon 19	e					do.
Samp 1		Ldo:-	f do-	X		
FP Addr. 1		1	1 do	2 1 7		de
. FP new ktors	d	-00-	pre	1		
to cuale fin	- 0.25	× 400+0.	31600	+ 0/15	X 500-10	·1×350
Warker Time	+ 0.00	rx200 + 0	105 X71	no + 0.70	x700 =	2.2.4×1
Lengert claula	ewy. 12	gile	ALV	Data-	Regul	Tor.
JAGINGENTCON	01	aen.	100	D	50	200
oxpagite tot 2	D	50	100	20	40	600.
030 200 000 000	00	50	100	300		550
10.15 arach. la	TD	50	100	0 1		350
Confronte F	000					210.
10.05 S COLONY	ans	50	400	0	50 1	700
0.05 Flas	200	SD	600	5	50	900
10 mm to the	A			the second second	and the second se	and the second se

8. Show the memory organization (1024 bytes) of a computer with four 128x8 RAM Chips and 512x8 ROM Chip. How many address lines are required to access memory (5)

Pls consider 128 X 8 ROM as 512 X 8 in the solution

